VLSI_JOBS
ZSC: zeta smart computing" Is Hiring for VLSI Fresher's
Trained RTL Design with knowledge on Verilog, FPGA tools / ASIC flow
&
Verification Trained Fresher's(0 - 1 years experience) With good knowledge in SV & UVM Candidates can mail to
 chiranjeevi.seepana@zetasmart.in
.................